BSI PD IEC TR 61189-5-506:2019
$142.49
Test methods for electrical materials, printed boards and other interconnection structures and assemblies – General test methods for materials and assemblies. An intercomparison evaluation to implement the use of fine-pitch test structures for surface insulation resistance (SIR) testing of solder fluxes in accordance with IEC 61189-5-501
| Published By | Publication Date | Number of Pages |
| BSI | 2019 | 26 |
This Technical Report is an intercomparison supporting the development of IEC 61189-5-501 in relation to the SIR method. This document sets out to validate the introduction of a new 200-µm gap SIR pattern, and was benched marked against existing SIR gap patterns of 318 µm and 500 µm.
Related products
-
BSI PD IEC TR 61189-5-506:2019
Test methods for electrical materials, printed boards and other interconnection structures and assemblies – General…
-
BSI PD IEC/TR 61189-3-914:2017
Test methods for electrical materials, printed boards and other interconnection structures and assemblies – Test…
